A solution for property verification of synchronous VHDL design is introduced, and VERIS an efficient symbolic model checker is implemented.
介绍了一个针对同步时序电路VHDL设计的性质验证的解决方案——一个有效的符号模型判别器veris。
A solution for property verification of synchronous VHDL design is introduced, and VERIS an efficient symbolic model checker is implemented.
介绍了一个针对同步时序电路VHDL设计的性质验证的解决方案——一个有效的符号模型判别器veris。
应用推荐