We discussed system timer design, filter design and noise design · the design and the manufacture of FPGA were given.
介绍了系统时钟设计，滤波器设计，噪声设计。·给出了FPGA设计、实现与调试过程。
I have finished the VLAN operation and solved two problems in GVRP implementation: state machine design and timer design.
实现了各种VLAN操作，解决了GVRP实现中的几个关键问题：状态机设计和定时器设计。
It expatiates the implement method in detail, which involves the data communication state machine between gateway and Infra - red node, timer design and the management of data queue.
详细说明了红外网关的具体实现方法。其中包括网关与红外接收器的数据通信状态机、定时器设计以及数据队列管理。
On the base of the hardware design, this paper introduces the main program, A/D convert subprogram, Timer A abruption subprogram and liquid crystal display subprogram of software systematic.
在硬件设计的基础上，文中对系统软件设计中的检测主程序、A/D转换子程序、定时器A中断子程序和液晶显示子程序的设计进行了系统性介绍。
Finally, we design a kind of high precise timer with multithreading technology.
最后设计一种基于多线程技术的高精度定时器。
The design of regulating power timer being used for pressure steam disinfecting apparatus is discussed in this article.
本文给出了用于控制高压蒸汽消毒器的调功定时器的设计方案。
The design or a subset of it was implemented under several different Real Time Operating systems using RTOS specific message queues, semaphores and a timer interrupt.
设计以若干（种）使用RTOS特殊消息队列、消息发送及计时器中断的实时操作系统为基准。
This paper proposes a method of intelligent time-control switch design, which USES the SCM timer, IO interface, interrupt system, and other resources to control the multi-channel switch.
本文提出了一种智能时控开关的设计方法，该智能时控开关利用单片机中的定时器、IO接口、中断系统等资源，能根据时刻信息对多路开关进行控制。
In the design of EPA stack, memory management and timer queue is the key aspects which impact the performance of stack.
在EPA通信协议栈设计中，内存管理和定时器队列管理是影响协议栈性能的主要方面。
The design is implemented under several different real time operating systems using message queues, semaphores and a timer interrupt.
该设计使用消息队列、信令和定时器中断，可以在几种不同的实时操作系统中实现。
In this paper, the design of a low-power, high-precision and high-stability programmable timer ASIC is presented. The stabilizing circuit and low-power problems are studied and analyzed.
介绍了一种低功耗、高精度、高稳定性可编程定时器专用集成电路的设计，对其中的稳定性电路、低功耗问题进行了研究和分析。
Software timer is a basic facility that is widely used in kernel design and application design.
软件定时器是常用于内核设计和应用程序设计的一项基础软件措施。
In this paper, the optimization method was used to design the interface circuit, and use VHDL description to design low voltage digital delay timer.
在电路设计过程中，对后级接口电路进行了最优化设计，采用VHDL描述的方式实现了低压数字延时电路模块的设计。
Aim Objective: to master the timer T0, T1 of the mode selection and programming methods, to understand the design method of the interrupt service routine, and learn skills in real-time debugging.
实验目的目的：掌握定时器t0、T1的方式选择和编程方法，了解中断服务程序的设计方法，学会实时程序的调试技巧。
Stainless steel body, round side design, with timer, 2 or 4 slices of bread can be cooked at the same time.
表面不锈钢炉身，圆角设计，时间挚，可选择同时烘烤2片或4片面包。
All stainless steel body, round side design, with timer, 2, 4, or 6 slices of bread can be cooked at the same time.
表面不锈钢炉身，圆角设计，时间挚，可选择同时烘烤2片、4片或6片面包。
All stainless steel body, round side design, with timer, 2, 4, or 6 slices of bread can be cooked at the same time.
表面不锈钢炉身，圆角设计，时间挚，可选择同时烘烤2片、4片或6片面包。
应用推荐