The design of the PCI bus in the interspaced ordonnance, and the realization of the sequence state machine in the PCI interface controller is given.
给出了PCI总线配置空间的设计以及PCI接口控制器中时序状态机的实现。
PCI target interface controller design with FPGA is proposed. And the realization of the complication of the access sequence to the BUS interface controller is expressed by sequence state machine.
给出了一种基于FPGA实现PCI总线目标模块接口控制器的设计方案，用时序状态机来实现总线访问操作复杂的时序。
Behavior: Use Case, Activity, State Machine, Sequence, Communication, Timing, Interaction overview.
行为：用例、活动、状态机、序列、通信、计时、交互概述。
The sequence control circuit of DATA collection is designed with finite state machine(FSM) of VHDL.
用VHDL（甚高速集成电路硬件描述语言）有限状态机设计了数据采集时序的控制电路。
The encoder generates the m sequence for communication, the receiver and then decoded. For the expansion of the frequency communications. Through the state machine implementation.
说明：编码器生成M序列进行通信，接收后再进行解码。用于扩频率通信中。通过状态机实现。
And includes sequence diagrams, activity diagrams and state machine diagrams.
包括序列图，活动图和状态机图。
And includes sequence diagrams, activity diagrams and state machine diagrams.
包括序列图，活动图和状态机图。
应用推荐