• Digital ASIC front-end design and verification methods is used in digital logic part design.

    数字逻辑部分设计采用数字asic前端设计验证方法

    youdao

  • The LOP circuit module is described in gate level with VHDL, which has passed the logic simulation and verification. It is applied to the design of floating-point adder.

    LOP电路设计采用VHDL语言描述通过逻辑仿真验证并在浮点加法器设计中得到应用。

    youdao

  • It is proved that this type of counter has correct logic function according to EDA simulation and experimental verification with FPGA and can be normally used in the design of digital system.

    eda软件模拟仿真FPGA硬件验证,表明计数器具有正确逻辑功能能够正常地应用数字系统的设计

    youdao

  • In terms of the authors sketch of design and verification of safety programs, a pointer logic system is designed for a subset of C-like language.

    文中根据作者所设想安全程序设计证明框架,c语言子集设计了一个指针逻辑系统

    youdao

  • The logic design of FPGA could meet the demand of imaging and data transmission through simulation and verification. The imaging system will establish reliable foundation for the future application.

    通过仿真验证fpga逻辑满足成像数据传输要求后续应用奠定基础。

    youdao

  • The logic design of FPGA could meet the demand of imaging and data transmission through simulation and verification. The imaging system will establish reliable foundation for the future application.

    通过仿真验证fpga逻辑满足成像数据传输要求后续应用奠定基础。

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定