All circuits are designed by HDL and can be intergrated in one CPLD or FPGA chip, used in the frame synchronization and timing of digital communications receiver.
全部电路由硬件描述语言实现,可以集成在一片CPLD或FPGA芯片内部,用于数字通信系统接收端的帧同步和定时。
All circuits are designed by HDL and can be intergrated in one CPLD or FPGA chip, used in the frame synchronization and timing of digital communications receiver.
全部电路由硬件描述语言实现,可以集成在一片CPLD或FPGA芯片内部,用于数字通信系统接收端的帧同步和定时。
应用推荐