The LOP circuit module is described in gate level with VHDL, which has passed the logic simulation and verification. It is applied to the design of floating-point adder.

LOP电路设计采用VHDL语言门级描述，已通过逻辑仿真验证，并在浮点加法器的设计中得到应用。

youdao

Using gate level modeling might not be a good idea for any level of logic design.

使用门级建模对于任何逻辑设计都不是一个好的设计。

youdao

Using gate level modeling might not be a good idea for any level of logic design.

使用门级建模对于任何逻辑设计都不是一个好的设计。

youdao