• The three key modules are all presented as RTL level design and module functional simulation. The deinterlacing system's FPGA design is in the last chapter.

    本文对于三个隔行系统关键模块给出RTL设计模块功能仿真,并最后中给出了去隔行系统FPGA设计。

    youdao

  • The three key modules are all presented as RTL level design and module functional simulation. The deinterlacing system's FPGA design is in the last chapter.

    本文对于三个隔行系统关键模块给出RTL设计模块功能仿真,并最后中给出了去隔行系统FPGA设计。

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定