Progressive Scan, Dolby Digital, Dolby Pro Logic, and DTS decoding.
逐行扫描,杜比数码,杜比专业逻辑,和DTS解码。
Complex programmable logic device (CPLD) is finally used in the ground decoding process and then the data is demodulated.
地面利用复杂可编程逻辑器件CPLD实现数据的解调。
Majority logic decoding is one of the simplest high speed decoding techniques to implement, and can completely be done in parallel. Thus, it is suitable to ultra high speed computer systems.
择多逻辑译码是实现最简单的一种译码方法,具有很高的译码速度且便于并行处理,因此,是一种适合于高速计算机应用的译码技术。
It consists of an 8-bit 6502 CPU (without support for decimal mode, also known as BCD), DMA transfer unit, pseudo audio processing unit, 1/12 clock divider, and a bit of logic for address decoding.
他由一个8位6502CPU(不支持整数模式,也被称为BCD),DMA传输单元,伪音频处理单元,1/12时钟分频器,以及1位逻辑单位的地址译码。
It consists of an 8-bit 6502 CPU (without support for decimal mode, also known as BCD), DMA transfer unit, pseudo audio processing unit, 1/12 clock divider, and a bit of logic for address decoding.
他由一个8位6502CPU(不支持整数模式,也被称为BCD),DMA传输单元,伪音频处理单元,1/12时钟分频器,以及1位逻辑单位的地址译码。
应用推荐