• During a WRITE operation, When this command is issued, data inputs can't be written with no clock delay.

    操作中,如果指令发出输入数据马上无法写入

    youdao

  • During a READ operation, When this command is issued, data outputs are disabled and become high impedance after two clock delay.

    在读操作如果发出了这个指令,那么两个时钟周期读出数据无效,数据总线进入状态。

    youdao

  • A non-clock delay-ring A/D converter is presented, which is based on standard cell library and not sensitive to process variation.

    提出一种无需外部时钟、可以部分抵消工艺偏差基于标准单元的延迟环A/D变换器

    youdao

  • The difference clock delay match technology adjusts the two channel AD analog clock phase and implements the two way AD uniformly-space sampling.

    差分时钟延迟匹配技术通过对AD的采样时钟进行相位调整实现了两路AD的等间隔采样。

    youdao

  • After analyzing the Clock delay, the Clock Skew and the critical steady synchronizer which are difficult in the design, some settle methods are introduced.

    同时就设计中常遇到的三个问题:时钟延时,时钟偏移,同步稳态性加以说明且提出了解决方法。

    youdao

  • The whole design is described in VHDL. By logic optimization, the controller has an advantage of less resource utilization and less clock delay compared with other similar controllers.

    整个设计采用VHDL语言描述经过逻辑优化显示控制器有着同类控制器占用资源时钟延迟小等优点

    youdao

  • The preprocessor can extract clock information from NRZ data stream, which consists of a delay cell, a multiplier and a narrow-band filter.

    处理器主要有延迟单元法器和窄带滤波电路构成可以从NRZ数据中得到时钟信号。

    youdao

  • A simple performance metric is wall clock time, or measuring the real-world delay between a request for a page and a finished rendering.

    一个简单性能指标挂钟时间(wallclock time),测量页面请求完成呈现之间实际延迟。

    youdao

  • After the examples are analyzed, there are problems which need to be solved such as ambiguity, real-time clock bias error and the estimate method of zenith wet delay.

    通过分析,提出需要解决问题:整模糊度、时钟天顶湿延迟估计方法

    youdao

  • This paper adopts a strategy of fitting offset to adjust time, to conquer the impact of network delay and jitter on clock synchronization effectively.

    该文提出采用拟合偏差方法进行时钟调整策略有效克服网络延迟抖动时钟同步影响

    youdao

  • As to phased array receiving, a scheme of separating the delay clock and sampling clock is explicated, which effectively enhance the phased receiving delay resolution.

    对于相控接收延时,本文阐述了一种延时时钟采样时钟分离方案有效地提高接收延时分辨率

    youdao

  • Secondly, controller design of NCS for delay compensation is studied when the controller is clock-driven.

    其次研究了控制器为事件驱动网络控制系统时延补偿控制。

    youdao

  • The sample rate, filter corner frequency, settling time, group delay and output word rate will be reduced also, as these are proportional to the external clock frequency.

    由于采样速率滤波器转折频率建立时间延迟输出速率与外部时钟频率呈比例变化关系,因此这些参数相应降低

    youdao

  • Knowledge of process variation is important to optimize critical path delay, minimize clock skew, and reduce crosstalk noise.

    过程变化知识对于最优化电路延时减少时钟倾斜降低串扰噪声重要

    youdao

  • And the clock synchronization optimization algorithm which improves the accuracy of one-way network delay measurement is deduced based on the optimizing goal.

    该文根据优化目标推导时钟同步优化算法从而提高单向网络时延测量精确性

    youdao

  • A strategy of fitting offset to adjust time is proposed to conquer the impact of network delay and jitter on clock synchronization effectively.

    该文提出采用拟合偏差方法进行时钟调整策略有效克服网络延迟抖动时钟同步影响

    youdao

  • This is a generated clock millisecond delay resulting procedures.

    一个产生产生毫秒级时钟延时程序

    youdao

  • As for the high precision positioning of underwater targets, the GPS sonobuoy technique has two bottlenecks: high precision system clock synchronization and high accuracy time delay estimation.

    为了实现水下载体高精度定位GPS声纳浮标需解决两个方面的技术难点:高精度的系统时钟同步定位信号的高精度时延估计

    youdao

  • The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on.

    计时器可以履行功能频率测量事务计数间隔测量,时钟产生器延迟时候

    youdao

  • A one-way delay test method for fiber channel network is proposed, named global clock Ethernet synchronization test.

    对已有分段聚类算法进行改进,使用软件方法单向时延序列进行分析,在线检测时钟调整位置。

    youdao

  • The delay circuit is used for both frequency and phase adjustments of the output clock.

    延迟电路通用于输出时钟频率调整以及相位调整这两方面

    youdao

  • Both coarse count and fine count which base on the clock and gate delay separately were used to quantify them. Thus, time variable were converted into digital variable.

    采用基于延时精细计数量化时间间隔时钟不同步的部分,这样时间就被转换成了数字量。

    youdao

  • I often get up at 7, but this morning when I waked up, the short hand of the clock pointed to 6, it's so weird. Actually from today, daylight saving time is ending, the time delay 1 hour than before.

    平时7点起床但是今天醒来时候,表针才6点怎么回事?原来日光节约时间就是中国以前也用过的夏令时)今天结束,妈妈昨天晚上已经把家里所有的都调后了一个小时

    youdao

  • I often get up at 7, but this morning when I waked up, the short hand of the clock pointed to 6, it's so weird. Actually from today, daylight saving time is ending, the time delay 1 hour than before.

    平时7点起床但是今天醒来时候,表针才6点怎么回事?原来日光节约时间就是中国以前也用过的夏令时)今天结束,妈妈昨天晚上已经把家里所有的都调后了一个小时

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定