• At last, we introduce the key points in the analog layout design and presents layout of the whole circuits.

    最后,我们介绍了模拟版图设计的几个要点并以此为基础设计了整个电路的版图。

    youdao

  • At last we introduce the principle of analog integrated circuit layout design and the layout of CID.

    最后我们给出了模拟集成电路版图设计的要点并完成了CID电路各部分的版图设计。

    youdao

  • With the natural layout procedural description language, analog modules are written in a technology and application independent way.

    系统用高效的过程化版图描述语言构造模拟模块,编译产生与工艺及应用无关的模块版图生成器。

    youdao

  • In this dissertation, we designed the architecture and the workflow of the analog VLSI layout automation tool.

    本文设计了模拟集成电路版图设计自动化工具的流程。

    youdao

  • The problem of reasonable layout wiring and grounding is firstly resolved in design of EMC for PCB with high-speed and digital and analog mixed signals.

    高速混合PCB的电磁兼容性设计首要解决合理安排布局布线和接地问题。

    youdao

  • You will be responsible for all levels of analog mask layout from floor planning, ESD pad placement, block level layout up to top level integration tape out.

    主要负责所有模拟电路版图的整体布局、静电保护设计和模块到顶层的集成设计和流片。

    youdao

  • Finally, the problems about layout design in analog part are discussed, and layout design and verification are accomplished.

    最后,深入讨论模拟部分版图设计相关问题,并完成了版图设计和验证工作。

    youdao

  • In this thesis, we illustratre the theory of the chip, system design, partition of the modules, simulation and realization of analog circuit and layout design.

    本文对芯片工作原理、系统架构设计、模块划分、前端模拟电路实现、版图设计等进行了详细分析。

    youdao

  • This paper proposes a new technique to automatically generate STACK layout for MOS analog cell circuits.

    提出了一种新的MOS模拟单元电路的STACK版图自动生成方法。

    youdao

  • Design flow of analog circuit begins with drawing schematic and includes simulation, layout, DRC/LVS check, parasitic extraction and post-simulation.

    在完成版图设计后,还进行了几何规则检查和版图与电路一致性的 检查。

    youdao

  • Design flow of analog circuit begins with drawing schematic and includes simulation, layout, DRC/LVS check, parasitic extraction and post-simulation.

    在完成版图设计后,还进行了几何规则检查和版图与电路一致性的 检查。

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定