该芯片的判决电路采用SCFL(源级耦合晶体管逻辑)的D触发器结构,根据矢量叠加原理设计,采用差动电流放大器构成可调移相器。
The decision circuit of the chip is applied with a DFF using SCFL structure and its tuned phase shifter with differential current amplifiers according to the principle of vector addition.
该芯片的判决电路采用SCFL(源级耦合晶体管逻辑)的D触发器结构,根据矢量叠加原理设计,采用差动电流放大器构成可调移相器。
The decision circuit of the chip is applied with a DFF using SCFL structure and its tuned phase shifter with differential current amplifiers according to the principle of vector addition.
应用推荐