• 第四计算出的数字除以2(或是类似的转换因子),由此理想时间转换持续时间

    Divide the figure you have calculated in step four by two (or similar conversion factor) in order to convert from ideal time to elapsed time.

    youdao

  • 直接数字频率合成(DDS)技术目前广为应用一项频率合成技术具有频率转换时间频率分辨率、可编程特点。

    DDS (direct digital synthesis) is a sort of frequency synthesis technique, which has advantages such as short frequency conversion time, high resolution in frequencies, programmability and so on.

    youdao

  • 系统程序接触器、自制的时刻比对自动转换器、时间间隔计数器数字打印机组成。

    The system consists of a programme contactor, a automatic transfer device which was completely designed and built by ourselves, a time interval counter and a digital recoder.

    youdao

  • 流水线ADC模块有采样保持电路乘法数模转换ADC、数字校正电路、时钟产生电路时间对齐电路

    The whole circuit consists of Sample and Hold Circuit, the Multiplicative A/D Converter, the Sub-ADC, the Digital Calibration Circuit, the Clock Generator and the Time Synchronizer.

    youdao

  • FPGA有着丰富资源,目前已经很多基于FPGA实现时间数字转换电路研究工作

    There are many resources in FPGA. There are many works about using the resources of FPGA to realize time-to-digital converter circuits.

    youdao

  • 论文调研以前时间数字转换电路工作基础上,FPGA中的专用进位连线来实现时间数字转换电路的研究进行全面详细的介绍。

    Based on the survey of previous works, we put forward and introduce our method of realizing precise time-to-digital converter circuits by using the dedicated carry chain of FPGA.

    youdao

  • 有些转换类型十分耗费时间例如转换数字

    Some types of conversions, such as from a string to a number, are time-consuming.

    youdao

  • 采用基于延时精细计数量化时间间隔时钟不同步的部分,这样时间就被转换成了数字量。

    Both coarse count and fine count which base on the clock and gate delay separately were used to quantify them. Thus, time variable were converted into digital variable.

    youdao

  • 可是这种信号发生器上限频率的提高受存储器读取时间数模转换转换速度限制。为了提高数字函数信号发生器的上限频率,我们提出了用分布存储式数字法生成函数信号。

    However, extending the upper frequency of such function signal generator is limited by the read-out time of the memory and the conversion rate of the digital-to-analog converter.

    youdao

  • 作为数字相环关键模块时间数字转换性能在一定程度决定性能的好坏

    As the core module of all-digital PLL, time-to-digital converter determines its performance largely.

    youdao

  • 最后文章还对伪流水线型时间数字转换各级子时间数字转换器进行了优化。

    Finally, the paper illustrates the detailed structure of the sub-time-to-digital converter in each stage.

    youdao

  • 镜测量数字显示数字显示试验力,保荷时间硬度最大最小值,平均值, 不均匀标准偏差, 洛氏HRCHRA转换值等,渗碳层硬度梯度曲线等。

    With eyepiece digital display, Display on LCD: Load, Duration time, Diagonal lengths, Hardness values, Min, Max, Average, Divergence, , Standard deviations, converted HRC HRA values, and etc.

    youdao

  • 镜测量数字显示数字显示试验力,保荷时间硬度最大最小值,平均值, 不均匀标准偏差, 洛氏HRCHRA转换值等,渗碳层硬度梯度曲线等。

    With eyepiece digital display, Display on LCD: Load, Duration time, Diagonal lengths, Hardness values, Min, Max, Average, Divergence, , Standard deviations, converted HRC HRA values, and etc.

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定