• 本论文对时钟综合中的几个关键问题进行深入研究。

    And the clock tree synthesis is the most critical factor in timing closure.

    youdao

  • 芯片测试结果正确验证这种时钟综合方案有效性

    The correct test results of the chip also verify the effectiveness of this clock tree synthesis program.

    youdao

  • 时钟综合芯片设计至关重要一环,时钟偏差成为限制系统时钟频率主要因素。

    Clock Tree Synthesis is important in the backend-end design of chip design, and the clock skew has become the major part of constraints that limit system clock frequency.

    youdao

  • 时钟综合芯片设计至关重要一环,时钟偏差成为限制系统时钟频率主要因素。

    Clock Tree Synthesis is important in the backend-end design of chip design, and the clock skew has become the major part of constraints that limit system clock frequency.

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定