• 本文提出了逻辑设计时序控制电路改进方法

    An improvement of logic design approach for time-sequence control circuit is presented.

    youdao

  • PLC编程技术包括:经验设计逻辑设计法、时序设计法、顺序控制设计法等编程方法

    PLC programming technique includes experience design method, logic design method, cycle diagram design method and sequential control design method.

    youdao

  • CPLD的接口时序逻辑控制功能采用状态工作方式实现给出VHDL编写主要源代码

    State- machine is used to implement the timing logic in CPLD, and the main codes written by VHDL language are given.

    youdao

  • HL 2A控制系统时序控制系统,逻辑控制系统和反馈控制系统三个部分组成

    The HL-2A control system consists of timing system, PLC logic control system and feedback control system.

    youdao

  • 装置可以根据逻辑时序直接逻辑控制模块进行编程参数设置

    The unit can directly program the logical control module and set parameters based on logical time sequence.

    youdao

  • 其中包括时序逻辑驱动电路直流偏置电压电路及芯片焦平面温度控制电路。

    The circuit includes a sequential logic drive circuit, a DC bias voltage circuit and a monolithic temperature control circuit for the focal plane array.

    youdao

  • 给出了具有实际应用价值的APD信号放大电路控制时序逻辑电路原理

    The article offers APD signal amplify circuit chart and controlling time series logic circuit principle chart bearing practical applied...

    youdao

  • 控制多种逻辑集成器件构成典型时序控制电路

    This controller is the typical sequential control circuit which is constituted by many kinds of logical integration component.

    youdao

  • 系统采用CPLD实现DSP多通道adc逻辑时序控制通过DSPHPIPCI总线接口设计实现了采集数据高速传输

    The system utilizes CPLD to realize logical and timing control between DSP and multi-channel ADC. The interface between DSP's HPI and PCI bus is employed to achieve high-speed data transmission.

    youdao

  • 方案将被叠加字符图像数据保存FPGA内部ROM中,内部逻辑控制电路产生点阵时序控制视频通道切换开关,完成叠加功能。

    The data of overlapped characters and pictures are stored in the ROM of FPGA, The Times are generated by FPGA inner logic circuit to control the switch of TV channels to finish the overlapping work.

    youdao

  • 给出了具有实际应用价值APD信号放大电路控制时序逻辑电路原理

    The article offers APD signal amplify circuit chart and controlling time series logic circuit principle chart bearing practical applied value, which possess some guidance significance...

    youdao

  • 基于FPGA (EP1K100 QC 208)16定点复数快速设计及系统时序控制逻辑设计。

    Design the fast calculation of modulus of 16 bit fix-point complex number and time logic of pulse compression system based on FPGA (EP1K100QC208).

    youdao

  • 系统ARM处理器FIFO存储器核心,利用可编程逻辑器件实现对整个底层数据采集系统逻辑控制给出时序控制部分仿真波形

    The system controls the logic of the data acquisition board by programmable logic device (PLD) with the center of the ARM microcontroller and FIFO memory and provides the simulate waveforms.

    youdao

  • CIP工艺流程及其智能型控制流程、时序要求以及应用可编程序控制器(PC)实现CIP的逻辑控制

    Technological process of CIP and intelligent CIP technological process of control point. Require of time sequence and appliance of PC to realize logical control of CIP.

    youdao

  • 利用延迟,使控制逻辑符合时序要求

    With the help of delay time, control logic accomplish the demand of sequential circuitry.

    youdao

  • 负责带领整个团队实施芯片综合、静态时序分析、逻辑一致性分析、仿真DFTATE功耗控制。从芯片实现的角度模块的RTL代码和芯片的RTL代码进行把关。

    Lead ASIC frond-end design team to complete Synthesis, STA, Equivelant Check, Post Layout Simulation, DFT, ATE, Power Control. Make sure RTL code is ok for chip implement.

    youdao

  • 逻辑控制电路由CPLD完成,主要完成整个处理单元时序逻辑控制

    Logical control circuit is implemented by CPLD, and its main function is the whole units time sequence and logical control.

    youdao

  • 对于系统中复杂高速逻辑控制设计及其实现的阐述是论文的另一重要部分。

    Also, this paper details the complex and high-speed logic control and timing schedule design.

    youdao

  • 介绍了新型通信控制硬件设计,着重描述通信接口部分,复杂可编程逻辑器件CPLD解决CAN 控制芯片SJA 1000AT 91RM 9200之间时序逻辑问题

    The hardware structure is introduced, emphatically the communication interface circuit. The time sequence logic problem between CAN controller chip SJA1000 and AT91RM9200 is solved using the CPLD.

    youdao

  • 利用FPGA完成复杂高速逻辑控制设计,将采集的图像根据视频信号原理进行裁剪存储SRAM

    FPGA is used to achieve the complex and high-speed logic control and the design of time sequence, with grabbed digital video signal cut and stored in SRAM, under the principles of the video signal.

    youdao

  • 利用FPGA完成复杂高速逻辑控制设计,将采集的图像根据视频信号原理进行裁剪存储SRAM

    FPGA is used to achieve the complex and high-speed logic control and the design of time sequence, with grabbed digital video signal cut and stored in SRAM, under the principles of the video signal.

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定