• 上节课我们已经探讨了,两个断言语句

    I'd last time talked about the two assert statements.

    youdao

  • 可以使用断言语句检查操作结果

    You can use assertion statements to check the result of an operation.

    youdao

  • 段代码依赖断言语句处理错误条件

    This code relies on the assertion statement to handle the error condition.

    youdao

  • 但是断言语句不是错误处理代码的替代物

    Assertion statements are not a substitute for error-handling code, however.

    youdao

  • 可以断言语句作为方法前置条件条件来添加

    You can add assertion statements as the pre- or post-conditions of a method.

    youdao

  • 断言语句指定程序某些特定应为真的条件

    An assertion statement specifies a condition that you expect to hold true at some particular point in your program.

    youdao

  • 最后第十八行的断言语句决定了这个测试用例成功失败

    Lastly, in line 18 an assertion statement is issued to determine the success or failure of a test case.

    youdao

  • 事务生命周期各个阶段,都会传递saml断言语句因此各种扩展可以使用它们

    The SAML assertion statements are passed through the lifecycle of the transaction, allowing them to also be used by extensions.

    youdao

  • 断言就是测试正如在下一节看到许多可以用来测试Rails应用程序断言语句

    Assertions are the tests and as you will see in the following section, there are a number of assert statements that you can use for Rails application testing.

    youdao

  • 同样也方便断言语句书写,这样如果任一语句值结果false时,交易不会发生

    It also facilitates assertions statements such that if any of the statements evaluate to false, the transaction will not occur.

    youdao

  • 其实程序并崩溃只是碰到一个断言语句然后停了下来,如果看看函数顶部,你看到实际上断定计数器。

    It didn't really crash, it found an assert statement. So if you look at the bottom of the function, you'll see that, in fact, I checked for that.

    youdao

  • 文中论述了混合级综合、综合中的功能单元库等问题;提出分辨信号断言语句应该综合给出了综合分辨信号、断言语句方法;还给出了高级综合中复位信号时钟信号的处理方法。

    The new viewpoints that assertion statement and resolved signal in VHDL should be synthesized are advanced, and the methods to synthesis assertion statement and resolved signal are presented.

    youdao

  • 文中论述了混合级综合、综合中的功能单元库等问题;提出分辨信号断言语句应该综合给出了综合分辨信号、断言语句方法;还给出了高级综合中复位信号时钟信号的处理方法。

    The new viewpoints that assertion statement and resolved signal in VHDL should be synthesized are advanced, and the methods to synthesis assertion statement and resolved signal are presented.

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定