论文的最后设计了EPP模式的并行通信接口，实现了pc机与FPGA之间数据加密系统的调试验证。
Finally, the parallel interface in EPP mode is designed and the whole data encryption system designing between FPGA and PC is given to carry out the verification of data encryption results.
论文的最后设计了EPP模式的并行通信接口，实现了pc机与FPGA之间数据加密系统的调试验证。
Finally, the parallel interface in EPP mode is designed and the whole data encryption system designing between FPGA and PC is given to carry out the verification of data encryption results.
应用推荐