本文通过对NRZ、RZ伪随机码序列进行频谱分析，得知当NRZ码变换成码元占空比为1/2的RZ码时，所提取出的定时时钟功率最强。
By analysing frequency spectrum in this paper, we can understand that when NRZ code be transferred into RZ code of 1/2 mark-to-space ratio, the timing clock can be obtained at largest power.
在尽量减少时钟消耗的前提下，此解码器可以解码每个变换块中变换系数的熵编码码流，并将结果按照块扫描顺序并行输出。
While minimizing the use of clock cycles, it could decode the coded stream of transform coefficients in each block and output the decoded coefficients in zigzag scanning order.
提出了一种无需外部时钟、可以部分抵消工艺偏差、基于标准单元的延迟环A/D变换器。
A non-clock delay-ring A/D converter is presented, which is based on standard cell library and not sensitive to process variation.
本文主要详细讲述了如何利用差分变换后的波形提取位时钟信号。
The paper introduce the circuit on conversing difference signal to TTL , and introduce in detail how to gained bit-clock signal .
随着采样频率和A/D变换器位数的增加，时钟抖动和相位噪声对数据采集系统性能的影响更加显著。
The effect of clock jitter and phase noise on data acquisition system performance is more profound as the increase of sampling frequency and the bit of A/D converter.
随着采样频率和A/D变换器位数的增加，时钟抖动和相位噪声对数据采集系统性能的影响更加显著。
The effect of clock jitter and phase noise on data acquisition system performance is more profound as the increase of sampling frequency and the bit of A/D converter.
应用推荐