数据选择器则将两个计数器中处于保持状态的奇偶数据交替输出，实现双边沿触发加法计数器的功能。
Data selector alternately to realize the functions of double edge trigger addition counter output the odd and even data in two counters.
Drawa UMLdiagram first编写和测试vector2d定义加法，减法，数量积，输入和输出操作符一类，和两个二维向量的内积。
Write and test a class Vector2D to define operators for addition, subtraction, scalar product, input and output, and inner product of two 2d vectors.
减法器（230）计算加法器（250）的输出和加法器（250）的输出的量化值之间的差以便确定量化误差。
The subtracter (230) calculates the difference between the output of the adder (250) and the quantized value of the output of the adder (250) to determine the quantization error.
反馈计算部分(240)将量化误差进行滤波，并且将滤波结果输出到加法器(250)。
The feedback computing section (240) filters the quantization error and outputs the result of the filtering to the adder (250).
加法器(250)将图像的像素值与反馈计算部分(240)的输出相加。
The adder (250) adds a pixel value of the image and the output of the feedback computing section (240).
数控分频器设计：对于一个加法计数器，装载不同的计数初始值时，会有不同频率的溢出输出信号。
Nc divider design: an adder counter, loading the initial count value, have different frequency output signal of the overflow.
加法器是产生数的和的装置。加数和被加数为输入，和数与进位为输出的装置为半加器。
Addend and BeiJiaShu as input, and the device for output with binary for half a gal device.
每来一个时钟脉冲，N位加法器将频率控制数据m与相位寄存器输出的累加相位数据相加，并将结果送相位寄存器输入端。
Frequency controlled data (m) plus an accumulative phase data output by a phase register in an N-bit adder when a clock pulse comes, the result is sent to the input port of the phase register.
加法器是产生数的和的装置。加数和被加数为输入，和数与进位为输出的装置为半加器。
Addend and the summand input, and digital and carry the output device is a half adder.
加法器是产生数的和的装置。加数和被加数为输入，和数与进位为输出的装置为半加器。
Addend and the summand input, and digital and carry the output device is a half adder.
应用推荐