This design will permit the DDR4 memory devices to have separate activation, read, write or refresh operations underway in each unique bank group.

ENGADGET: JEDEC announces final DDR4 RAM specification