复位芯片与控制芯片连接，为控制芯片提供看门狗功能。
The recovery chip is connected with the control chip for providing the function of watchdog for the control chip.
当达到复位芯片的阈值电压时，一旦达到芯片的延时时间便输出复位信号。
When it reaches the threshold voltage of the reset chip, it then asserts the reset once it reaches the time-out period of the chip.
讨论了TMS320C 5402芯片的时钟电路、电源电路、复位电路等基本硬件电路的设计方法，并给出了接线图。
The article discusses the design method of chip clock circuits, power circuits and complex Spaces circuit for the basic hardware of TMS320C5402 and gives the wiring plans.
为管理芯片产生复位输入，其输入必须接收低有效的地信号，需要晶体管q 1导通。
To create an reset input to the supervisory chip, its input must receive an active-low ground signal, requiring transistor Q1 to turn on.
电路使用带引脚和低有效输出的复位管理芯片。
The circuit employs a reset-supervisory chip with the pin and active-low output,.
它将使芯片内部所有的隐含标志复位到“0”状态。
It will enable all internal chip implied signs reset to "0" state.
提出了一种实时图像信息处理系统模块化可扩展的多总线结构，详细论述了其系统总线结构、DSP芯片选型及系统复位流程等系统实现中的关键问题。
Some Key points in system realization, such as the system bus structure, the selection of DSP chips and the process of system reset, were discussed in detail.
在大多数应用中，(手动复位)引脚通常与开关相连，为管理芯片制造手动复位信号。
In most applications, the (manual-reset) pin usually connects to a switch to create a manual-reset signal to the supervisory chip.
本发明既能完成限幅功能，又不会影响 芯片内部后续解调、稳压、时钟、复位电路的正常工作。
The invention can implement amplitude-limiting function without affecting the posterior demodulation, voltage stabilization, and normal operation of the clock and the reset circuit.
上电复位属于芯片内部复位。
上电复位属于芯片内部复位。
应用推荐