逻辑锁定(LogicLock)是QuartusII内嵌的高级工具之一,通过在FPGA的物理位置区域性约束完成提高设计性能、继承以往设计结果、增量编译与团队话
基于140个网页-相关网页
To implement CCOS in Terabit router 4×2.5GPOS linecard sub-project, and make the first time application of Logic Lock methodology whitin designing the FPGA in engineering project, has solved the problem which the partial hardware resources is insufficient.
在T比特路山器4×2.5GPOS线卡子项目中实现CCOS,并在工程项目中首次应用逻辑锁定的方法学设计FPGA程序,解决了局部硬件资源不足的问题。
参考来源 - 4路并行2.5GPOS线卡输出策略研究—分析、设计与实现·2,447,543篇论文数据,部分数据来源于NoteExpress
我们建议采用乐观锁定策略,将并发控制的责任委派给相应的应用程序逻辑。
Instead, we recommend the use of an optimistic locking strategy, delegating responsibility for concurrency control to appropriate application logic.
从这一阶段开始,该解决方案就适用自底向上的方法了,这意味着这个逻辑数据模型中仅仅将最重要和紧迫的业务主题领域锁定为目标。
Starting from this stage, this solution is adapting the bottom-up approach, which means that only the most important and urgent business subject areas are targeted in this logical data model.
例如,它将bug目标锁定为方法、函数、类或包含复杂逻辑的模块。
For example, methods, functions, a class, or a module of complex logic might be identified.
应用推荐