... 后端 自动布局布线 (Autoplacemen t and routing) 自动布局布线 (Autoplacemen t and routing) 版图验证 (leyoutverifi cation) 版图验证 (leyoutverifi cation) RTL 验证(register transfer level) RTL 验证(register transfer level) FPGA 验证(field prog...
基于8个网页-相关网页
According to the analysis of IR_drop, a reasonable power network is designed in Powerplan to eliminate the violation of IR_drop. All the methods, which can eliminate the Antenna Effect, are used in P&R and layout verification.
基于上述研究分析,结合实际项目,在逻辑综合、自动布局布线过程中采取相应措施减小串扰引起的设计违规;利用IR_drop分析结果,在电源规划阶段设计科学的电源网络,使得设计没有IR_drop违例;利用消除天线效应的办法,在布线和版图验证阶段消除天线效应。
参考来源 - 超深亚微米IC后端设计中关键技术研究At last, the process technology and layout verification are introduced roughly.
在论文的最后,简单介绍了该芯片设计所选用的工艺与版图验证。
参考来源 - 一款计算机ATX半桥开关电源的设计与实现·2,447,543篇论文数据，部分数据来源于NoteExpress
介绍了VLSI版图验证中电阻提取的基本原理和主要方法，给出了一种新颖的基于边界元法的电阻提取算法。
The basic theory of resistance extraction in VLSI layout verification is described. A novel resistance extractor based on the boundary element method is presented.
而集成电路的后端设计包括了版图设计和验证，它们不在本论文的讨论范围之内。
The back-end design includes layout design and verification, but they will not be discussed in this paper.
提出了一种有效的验证集成电路版图的网络比较算法。
An efficient network comparison algorithm for layout verification of integrated circuits is presented.
应用推荐