这是一个非常,非常古老的时钟,但它仍然保持很好的时间。
It is a very, very old clock, but it still keeps good time. Mr.
流水线ADC的模块有采样保持电路、乘法数模转换器、子ADC、数字校正电路、时钟产生电路和时间对齐电路。
The whole circuit consists of Sample and Hold Circuit, the Multiplicative A/D Converter, the Sub-ADC, the Digital Calibration Circuit, the Clock Generator and the Time Synchronizer.
轮班工作是造成想睡的主要原因,因为他们必须在违背“生理时钟”的时间保持清醒。
Shift work is an major cause of sleepiness as it requires workers to be awake at times which are different to those dictated by their 'body clock'.
应用推荐