多级流水线作业 multilevel pipelining
In order to meet the system requirements for real-time, the system is working on the ping-pong operation mode and the processors have multi-pipeline.
为了满足系统对实时性的要求,在系统体系结构中采用了乒乓读写操作方式,处理器采用了多级流水线的结构。
参考来源 - 基于FPGA的实时图像边缘检测系统的研究·2,447,543篇论文数据，部分数据来源于NoteExpress
为了满足系统对实时性的要求，在系统体系结构中采用了乒乓读写操作方式，处理器采用了多级流水线的结构。
In order to meet the system requirements for real-time, the system is working on the ping-pong operation mode and the processors have multi-pipeline.
这款双通道adc内核采用多级、差分流水线架构，并集成了输出纠错逻辑。
The dual ADC core features a multistage, differential pipelined architecture with integrated output error correction logic.
本文讨论了目前计算机主要采用的技术方法，如多级存储体系技术、中断技术、总线控制技术以及指令重迭和流水线控制技术。
Discussed some mainly applied methods such as multigrade memory technology, suspend technology, bus line control technology, instruction overlapping technology and waterline control technology.
应用推荐