ping pong operation 乒乓操作
The design supports AMBA 2.0 AHB interface,the ping-pong operation is introduced into the asynchronous FIFO,which can improve the data transform performance largely.
设计采用了高性能乒乓操作方式的改进异步FIFO。
参考来源 - 基于SoC可配置CF/CF+卡控制器的设计·2,447,543篇论文数据，部分数据来源于NoteExpress
In order to meet the system requirements for real-time, the system is working on the ping-pong operation mode and the processors have multi-pipeline.
为了满足系统对实时性的要求，在系统体系结构中采用了乒乓读写操作方式，处理器采用了多级流水线的结构。
The system makes use of two group of outer SRAM to buffer the frame data, and USES ping-pong operation of the SRAM to achieve the video display in series.
系统利用两组外部SRAM对帧数据进行缓存，采用乒乓操作来实现视频的实时连续显示。
The design scheme which USES FPGA as the main controller is presented in detail, including the internal interface of SDRAM, process of data transmission and realization of ping-pong operation.
详细介绍了以FPGA为主控器的设计方案，包括SDRAM内部接口设计、数据传输过程以及乒乓操作的实现方法。
应用推荐