... 内存地址测试 memory address test，MAT 内存地址变换 memory address translation 内存寻址 memory addressing ...
基于4个网页-相关网页
virtual memory address translation [计] 虚拟存储器地址转换
Writing process is complete page-based virtual memory address translation process management and simulation page fault handling.
编写程序完成页式虚拟存储管理中地址转换过程和模拟缺页中断的处理。
TLB cache entry reuse (cache hit) equates to quicker address translation and subsequently faster access to physical memory.
tlb缓存条目重用(缓存命中)意味着更快的地址转换，还意味着对物理内存的更快的访问。
Pacifica also amends address translation with host and guest memory management unit (MMU) tables.
Pacifica还可以使用宿主和客户内存管理单元(MMU)表来进行地址转换。
应用推荐