To erase redundancy of the clock, improve clock utilization rate and reduce power dissipation, this paper proposes the logic design of low power flip-flop based on double edge trigger.
从消除时钟冗余,提高时钟利用率以达到降低功耗的思想出发,提出基于双边沿触发的触发器的逻辑设计。
Features: Low power gate trigger circuits.
特点:低功率控制极电路。
In this battery low status, the power LED flashes 2 times by pulling the scanner trigger.
如已处于低电量状态,每次按键按下时,电源LED 会闪2 下。
应用推荐