The improved model of input buffer presented is to insert a quasi random memory between input queue and arbitration logic at ATM switching unit.
改进的输入缓冲方案是在AT M交换单元的输入队列和仲裁逻辑之间加入一个准随机存储器。
Practical application shows that the bus arbitration logic mentioned above is characteristic of low arbitration overhead, fine scalability and higher reliability.
实际运行表明：该仲裁逻辑电路具有仲裁开销小、扩缩性好、可靠性高等特点；
The architecture and logic of chained arbitration-bus, the design idea of communication software, and the diagrams about transmitting and receiving are given.
描述了CMMS系统结构及总线仲裁链式环逻辑，介绍了通信软件设计思想，并给出了发送和接收程序流程图。
应用推荐