控制板：全新VFD动态数码显示；

Control panel: Brand-new VFD dynamic number reveals;

youdao

介绍了利用VHDL硬件描述语言结合FPGA可编程器件进行数字钟的设计，并通过数码管驱动电路动态显示计时结果。

The paper introduces the design of digital clock based on FPGA and VHDL, the time of clock can be displayed with the digital driving circuit.

youdao

同时采用数码管led和LCD液晶显示器动态显示“时”，“分”，“秒”的现代计时装置。

At the same time the use of digital control LED and LCD LCD dynamic display "when", "sub", "second" modern timing devices.

youdao