• 文章还介绍了该双边沿触发时序电路中的应用

    The application of this type of double-edge-triggered flip-flop in seq

    youdao

  • 沿触发计数器偶数奇数加法计数器数据选择器组成。

    Double Edge Trigger counter is composed of odd counter, even counter and data selector.

    youdao

  • 设计了沿触发计数器利用电路冗余特性降低系统功耗

    A double edge triggered counter is designed, and the redundancy attribute of the circuit is utilized to decrease the power consumption of the system.

    youdao

  • 提出一种基于共振隧穿二极管新型边沿触发d触发器并将之用于构成二进制频器。

    A novel edge-triggered D-flip-flop based on a resonant tunneling diode (RTD) is proposed and used to construct a binary frequency divider.

    youdao

  • 数据选择器则将两个计数器中处于保持状态奇偶数据交替输出实现沿触发加法计数器功能

    Data selector alternately to realize the functions of double edge trigger addition counter output the odd and even data in two counters.

    youdao

  • 消除时钟冗余提高时钟利用率以达到降低功耗思想出发,提出基于沿触发触发逻辑设计

    To erase redundancy of the clock, improve clock utilization rate and reduce power dissipation, this paper proposes the logic design of low power flip-flop based on double edge trigger.

    youdao

  • 模拟结果表明所设计触发具有正确逻辑功能传统的时钟低摆幅双边沿触发相比降低近17%的功耗

    The results of simulation suggest that the designed FK-LSCDFF has correct logic function, and reduces 17% powedissipation compared with conventional low-swing clock double-edge-triggered flip-flop.

    youdao

  • 利用双输出口调制器典型的互补输出特性,通过置调制器于非线性传输,可得到一对由NRZ序列边沿触发的明暗脉冲

    The MZM is driven by a non-return-to-zero (NRZ) data sequence and biased at the nonlinear point to generate edge-triggered pulses.

    youdao

  • 该文从消除时钟信号跳变而致无效功耗的要求出发,提出应用并行技术流水线技术,实现基于RTL级的双边沿触发计数器设计

    To erase the bootless power dissipation of the redundant leap of the clock, this paper proposes the RTL design of double edge triggered counter using parallelism and pipeline technique.

    youdao

  • 传统触发结构基础,本文提出了单锁结构边沿触发器设计,它通过利用时钟信号的竞争冒险产生脉冲控制单一锁存器以实现触发器的次状态转换功能。

    Based on the construction of traditional flip-flop, we propose a novel edge-triggered flip-flip using one latch controlled by narrow pulse according to race-hazard of clock.

    youdao

  • 作为常规ECL门的补充类型,常用于简化一般ECL电路结构例如ECL双边沿D触发

    The ECL OR-AND-gate can simplify a generalized ECL circuits structures, for example, an ECL double-edge-triggered D flip-flop.

    youdao

  • 介绍了两种已有的主从边沿D触发,它们具有很强抗单粒子翻转能力

    Two typical master-slave type D flip-flop of strong hardness to Single Event Upset(SEU) for radiation environment are introduced.

    youdao

  • 介绍了两种已有的主从边沿D触发,它们具有很强抗单粒子翻转能力

    Two typical master-slave type D flip-flop of strong hardness to Single Event Upset(SEU) for radiation environment are introduced.

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定