But, the Combinational Logic Circuits possible isn't a most simple Combinational Logic Circuits.
但是利用最简逻辑函数实现的逻辑电路却不一定是最简的逻辑电路。
According to a requirement of design, the optimum parameters of combinational logic circuits can be obtained after running the program.
根据设计要求,通过本程序的运行,可获得最佳的组合逻辑电路的参数。
To stress the application of Karaugh map on designing of coding circuits in parallel-comparator ADC in terms of the design of combinational logic circuits.
根据组合逻辑电路的设计方法,突出用卡诺图化简逻辑表达式在并联比较型A/D转换器编码电路设计中的应用。
And combinational logic circuits by using VHDL language and in two ways, comparing the merits of the two implementations and different design processes and ideas.
并且通过应用组合逻辑电路和VHDL语言实现两种方法,对照了两种实现方法的优劣及不同的设计流程和思想。
In this paper the writer tries to integrate the design of asynchronos counters of arbitrary carry system with the design of combinational logic circuits in concept and method.
本文试图把时序逻辑电路和组合逻辑电路的设计,在概念上和方法上统一起来。
The properties of Boolean difference are made use of to derive a new method for fault testing in combinational logic circuits. This method is simpler and different from the traditional one.
本文利用布尔差分的性质,给出了一种不同于传统的求组合逻辑线路故障测试码的新方法,对故障测试有一定的简化作用。
The results of simulation prove that the improved algorithms are feasible for evolving the digital combinational logic circuits and improve the evolvable efficiency and convergence performance.
仿真实验结果证明了改进演化算法对于实现函数级数字组合逻辑电路的硬件演化是可行的,并且提高了演化算法的演化效率和收敛性能。
On the basis of the multiple-valued switch-level algebra, this paper proposes a logic design automation algorithm for NMOS and CMOS combinational circuits.
本文在多值开关级代数理论的基础上,提出了适合于NMOS及CMOS组合电路的逻辑设计自动化算法。
This paper proposed a new algorithm of retiming which can be combined well with other combinational optimization methods to speed up logic circuits.
提出了一种改进时序重排算法,使时序重排可以更有效地与其他组合优化算法结合起来,共同提高同步时序电路的速度。
This paper proposed a new algorithm of retiming which can be combined well with other combinational optimization methods to speed up logic circuits.
提出了一种改进时序重排算法,使时序重排可以更有效地与其他组合优化算法结合起来,共同提高同步时序电路的速度。
应用推荐