This design adopts the algorithm of radix-4 and decimation-in-time (DIT) to devise a real-time FFT hardware processor with practicality.
设计采用基4算法设计了一个具有实用价值的FFT实时硬件处理器。
Based on the analysis of the complexity and hardware architecture of FFT, the proposed processor adopts radix-4 DIF algorithm, pipelined architecture and fixed-point operation.
在分析了FFT算法的复杂度和硬件实现结构的基础上，处理器采用了按频率抽取的基- 4算法，分级流水线以及定点运算结构。
In accordance with the requirements of high speed digital signal processing, the algorithm of radix-4 implemented with FPGA and the integrated architecture and butterfly unit are analyzed.
给出了频域抽取二维向量基快速傅里叶变换算法，针对二维频域信号采用频域抽取方法，导出了该快速算法蝶形运算的一般形式并给出了算法实现流程图。
In this multiplier, modified radix 4 booth encoding algorithm is used to reduce the number of partial products by half.
在这个乘法器中，采用了修正过的4基数展位编码算法来将部分乘积减少到一半。
These algorithms are aimed at reducing the number of repeated iterative operations. The use of radix 4 leads to 2-digit results for each iterative operations.
基本出发点是减少运算的重复迭代次数，采用每次运算能得到二位结果的算法而不是常规的每次只能得到一位结果的二进制算法。
These algorithms are aimed at reducing the number of repeated iterative operations. The use of radix 4 leads to 2-digit results for each iterative operations.
基本出发点是减少运算的重复迭代次数，采用每次运算能得到二位结果的算法而不是常规的每次只能得到一位结果的二进制算法。
应用推荐