The improvement in software was introduced due to poor CPU performance of the same search, a parallel realization was presented.
由CPU下穷举搜索的性能较差，引出从软件方面将其并行化的改进方法。
An algorithm for the parallel realization of multiplier is presented in this paper by combining redundant Residue Number System (RRNS) with redundant binary represent.
将剩余数系统算术和冗余二进制表示算术相结合，提出了一种并行实现乘法器的算法，这种算法不仅具有溢出检测功能，而且具有容错能力。
In this article we introduce a solid signal distill and direction-finding incorporation algorithm, the parallel realization of algorithm on six ADSP21060 chips is described.
文章介绍了一种比较稳健的信号提取与测向一体化算法，并且在6片adsp - 21060组成的并行处理系统中得到了实现。
The slide window algorithm used for resolving the ambiguity of radar target is analyzed. This paper introduces a parallel realization of multi slide window algorithm on two TMS320C5402 chips.
本文介绍了用于雷达目标解模糊处理的滑窗算法，研究了在两片TMS3 2 0 C5 40 2芯片上并行实现多重滑窗算法的方案。
Then we introduce the design and realization of this algorithm in one certain type of ship-borne radar by parallel DSP.
在某型雷达低空对海通道的数据处理中，基于并行DSP系统实现了该滑窗相关器算法。
In this paper, the design and realization of parallel measurement and control system communicating with at keyboard interface are reported.
本文设计并实现了用标准AT计算机键盘接口进行数据通讯的并行测控系统。
This paper focuses on the design and realization of the remote debugging system, and introduces a remote - debugging - based parallel DE bugger developed by us.
该文详细讨论这三部分的设计与实现，并介绍一个自行设计的基于远程调试的并行调试器。
This paper introduces the entire design and realization of the parallel data broadcast receiving-card based on DVB-C standard, emphasizing on the realization of hardware.
介绍了基于DVB - C标准的并行数据广播接收卡的整体设计及实现。其中着重于硬件部分的设计。
The design and realization of SHARC parallel process system based on VME bus were studied.
研究基于VME总线SHARC并行处理系统的设计与实现。
Secondly, ECNUX platform supports parallel operation, and FPGA has the ability of running in parallel, so the realization of FFT running in parallel is another key problem solved in this paper.
其次，ECNUX平台支持并行操作，并且FPGA也具有并行能力，所以实现并行fft算法是本文解决的另一关键问题。
To process chroma interpolation, a parallel structure with a realization of 2-level multiplications for each row reference data is put on, that makes the reusage of the mulplicator.
对于色度插值，文中同样提出了一种并行处理结构，复用乘法器单元对每一行的参考数据处理进行2级乘法实现。
The output number delivers to 8 section of LED after 74164 outputs8 bit parallel data, the realization survey data demonstration, realizes visibly count...
输出数经74164输出的8位并行数据送至8段LED，实现测量数据的显示，实现可视的计数功能。
The converting of STM1 signal from serial into parallel by FPGA is introduced in this paper. The difficulty of realization and test results is discussed.
介绍了用FPGA实现串行stm - 1信号到并行的转换，讨论了技术难点和测试结果。
The shift register's function is completion of parallel data input into serial data output. The design of shift register is an important part in the realization of CRC code.
在串行CRC编码实现中，移位寄存器主要完成将并行输人数据转换成串行输出数据的功能，是整个设计的重要组成部分。
Based on average current control, the control scheme and realization circuit of the parallel system was studied and designed.
研究设计了基于平均电流法的并联控制方案及实现电路。
The algorithm has lower complexities and good parallel architecture, and is suitable for the high-speed low-power hardware realization and real-time processing.
该算法复杂度低，并行性好，支持高速低功耗硬件实现，能实现对空间数据的实时处理，在空间探测领域具有良好的应用前景。
In this paper, a realization method of data storing and transferring for parallel interface to serial interface by using Single chip processor AT89C51 is introduced.
介绍了采用AT 89 C 51单片机实现接口数据存储和转发的实现方法。
Its block diagram with the parallel high speed DSP TMS320C25 is presented. The realization methods for software and hardware have been discussed, with a typical example of 8fsk given.
给出了基于多片高速数字信号处理器件TMS32 0c2 5实现数字化解调的原理框图，讨论了软硬件的实现方法，并给出了对8fsk信号的测试结果。
Its block diagram with the parallel high speed DSP TMS320C25 is presented. The realization methods for software and hardware have been discussed, with a typical example of 8fsk given.
给出了基于多片高速数字信号处理器件TMS32 0c2 5实现数字化解调的原理框图，讨论了软硬件的实现方法，并给出了对8fsk信号的测试结果。
应用推荐