• Hungry Bunny is an arcade game, which requires skills, timing and logic.

    饥饿兔子一个街机游戏需要一定技巧时序逻辑

    youdao

  • Designers have to spend most of time and energy on timing analysis, because a slight mismatch would lead whole failure of entire logic function.

    设计人员通常时序分析上花大量时间精力因为一个微小时序问题导致整个设计的逻辑功能的错误

    youdao

  • State- machine is used to implement the timing logic in CPLD, and the main codes written by VHDL language are given.

    CPLD的接口时序逻辑控制功能采用状态工作方式实现给出了VHDL编写主要源代码

    youdao

  • The HL-2A control system consists of timing system, PLC logic control system and feedback control system.

    HL 2A控制系统时序控制系统,逻辑控制系统反馈控制系统三个部分组成

    youdao

  • Logic analyzer: 16 fast deep memory digital channels allow you to see key numerical and timing relationships.

    逻辑分析仪16个快速存储器数字通道看到关键数值定时关系

    youdao

  • We have optimized the hardware logic according to the timing requirement on datasheet, and solved the timing incompatibility between the dual-core processor TMS320VC5471 and the USB chip PDIUSBD12.

    对照数据手册时序要求优化硬件逻辑设计,解决双核嵌入式处理器TMS320 VC 5471USB芯片PDIUSBD12时序不兼容的问题。

    youdao

  • The shortcoming of the article is the lack of the detailed study and design of other modules such as the register module and bit timing logic modules. Further work needs to be done later.

    本文的不足之处没有其他模块寄存器模块时序逻辑模块等进行详细研究设计以后需要进一步工作

    youdao

  • Alternating-direct-alternating circuit is adopted and CPLD is used as logic control device of power IGBT in main circuit of variance-frequency timing system.

    变频调速系统电路采用交-直-交形式,以可编程逻辑器件(CPLD)作为调速系统逆变电路功率开关器件IGBT逻辑控制器件。

    youdao

  • Using clock as data has created various issues in timing closure, particularly in logic and physical synthesis.

    使用时钟作为资料定时关闭已经创造各式各样问题特别逻辑和物理综合

    youdao

  • Specify digital circuit timing: setup and hold times and logic propagation delays.

    指定数字电路时间安装占用时间逻辑传播延迟

    youdao

  • Within the logic level the characteristics of a system are described by logical links and their timing properties.

    逻辑系统特性使用逻辑链路它们时间属性

    youdao

  • Also, this paper details the complex and high-speed logic control and timing schedule design.

    对于系统中复杂高速逻辑控制及时序设计及其实现的阐述是论文的另一重要部分。

    youdao

  • Also, this paper details the complex and high-speed logic control and timing schedule design.

    对于系统中复杂高速逻辑控制及时序设计及其实现的阐述是论文的另一重要部分。

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定