最后介绍了版图设计和测试工作。
At last, the layout and test of the designed circuits are introduced.
论文还对所设计的电路进行了版图设计。
Papers also carried out by the design of the circuit layout.
同时，完成版图设计工作后在某工艺线上进行了流片。
In addition, the tape-out is carried out after the validation of the layout design.
本文设计了模拟集成电路版图设计自动化工具的流程。
In this dissertation, we designed the architecture and the workflow of the analog VLSI layout automation tool.
从电路和版图设计两方面论述了该电路整个设计过程。
The design procedures of both circuit and mask pattern are considered.
硬件设计包括原理图、PCB版图设计和硬件安装调试。
The hardware design includes the schematics, PCB layout design and hardware debugging.
标准逻辑单元，存储电路设计及输入输出单元版图设计。
提出了一个VLSI版图设计的多层区域详细布线算法。
This paper presents a VLSI multi-layer area detailed routing algorithm.
之后对两个电路进行了版图设计，并已送交芯片制造厂商流片。
Layouts of two circuits are designed after simulation, and they have been delivered to the chip manufacturer and successfully fabricated.
在版图设计上采用自动布局布线，并通过DRC、LVS等验证。
For Layout design, auto place and routing is used and succeeded in DRC, LVS.
在整套工艺环节中，光掩模版图设计和湿法腐蚀是两个关键步骤。
The mask design and the wet etching are both key processes in the technology introduced.
对硅基锆钛酸铅(PZT)压电薄膜微传感器进行了结构和版图设计。
The structural and territorial design of PZT thin film micro-sensors is processed.
最后，简单介绍了该开关电源管理芯片的版图设计与部分性能测试结果。
Finally, a simple introduction to the SMPS management chip layout and some performance test results.
第三章详细论述了铰链式结构加速度传感器芯片的版图设计和制作工艺流程。
In chapter 3, layout design of the sensors' chip and the process was elaborated.
最后，深入讨论模拟部分版图设计相关问题，并完成了版图设计和验证工作。
Finally, the problems about layout design in analog part are discussed, and layout design and verification are accomplished.
因此在后端版图设计中，设计人员的目标之一就是应尽可能减小芯片的面积。
Thus decreasing the area of chip is one of the most critical challenge to the IC backend designers.
而集成电路的后端设计包括了版图设计和验证，它们不在本论文的讨论范围之内。
The back-end design includes layout design and verification, but they will not be discussed in this paper.
在完成版图设计后，还进行了几何规则检查和版图与电路一致性的 检查。
Design flow of analog circuit begins with drawing schematic and includes simulation, layout, DRC/LVS check, parasitic extraction and post-simulation.
最后，我们介绍了模拟版图设计的几个要点并以此为基础设计了整个电路的版图。
At last, we introduce the key points in the analog layout design and presents layout of the whole circuits.
本文介绍了LN82 5 30串行通讯控制器的主要功能，版图设计，制造工艺。
This paper introduces the main functions, layout design and technology of LN82530 Serial Communications Controller(SCC).
对电路结构进行了仔细分析和优化设计，完成了电路设计和前仿真和部分版图设计。
Through carefully analyze and optimize the structure of circuit, now the circuits have been designed, pre-layout simulation and portion of layout design have been completed.
最后我们给出了模拟集成电路版图设计的要点并完成了CID电路各部分的版图设计。
At last we introduce the principle of analog integrated circuit layout design and the layout of CID.
版图设计是芯片设计的重要步骤，文中详细介绍了高速芯片版图设计的注意点和设计技巧。
Layout design is an important step in chip design flow and the skills for high-speed layout design are described.
针对深亚微米工艺下版图设计中存在的时序收敛问题，提出了一种区域约束的版图设计方法。
A new method for layout design based on region constraints was presented to resolve the timing closure problem of physical design in deep sub-micron technology.
过滤器逻辑结构的模块化特别适宜用标准单元法来实现ASIC(专用集成电路)的版图设计。
The modularization of filter logical architecture is especially suitable for layout design of ASIC with standard cell.
最后简单介绍了一下电路的工艺实现和版图设计，并按照设计规则完成了部分模块版图的设计。
At the end, the realization of this control IC's process and layout were introduced, and the layout of some cells were completed according to the design rule.
该功率器件的版图设计为圆形结构，避免了球面结的形成，有效的降低了曲率效应造成的电场集中。
In the layout design of the power device, a circular structure was adopted to avoid the spherical junction and reduce the curvature effect.
本文对芯片工作原理、系统架构设计、模块划分、前端模拟电路实现、版图设计等进行了详细分析。
In this thesis, we illustratre the theory of the chip, system design, partition of the modules, simulation and realization of analog circuit and layout design.
本文主要针对SOC中的连线模型以及从连线设计角度对版图设计中的时延、功耗以及设计方法进行研究。
In this thesis, the interconnect model in the SOC design, and the delay, power and design method for layout design are investigated from the perspective of interconnect design.
本文主要针对SOC中的连线模型以及从连线设计角度对版图设计中的时延、功耗以及设计方法进行研究。
In this thesis, the interconnect model in the SOC design, and the delay, power and design method for layout design are investigated from the perspective of interconnect design.
应用推荐