• 功能感应输入电压界限提供一个开关通过外部时钟信号完成复位

    Its function is to provide a latching switch action upon sensing an input threshold voltage, with reset accomplished by an external clock signal.

    youdao

  • 摘要触发电路供电电路、时钟电路、复位电路主板最主要电路

    Abstract: Trigger circuit, power supply circuit, clocking circuit and reset circuit are the main circuits on the main board.

    youdao

  • 系统硬件主要包括电源电路复位电路、时钟电路等;

    The hardware part of this system mainly include power circuit, reset circuit, and clock circuit.

    youdao

  • 触发电路供电电路、时钟电路、复位电路主板最主要电路

    Trigger circuit, power supply circuit, clocking circuit and reset circuit are the main circuits on the main board.

    youdao

  • STC 89c52单片机模块:由单片机STC 89c52单片机复位电路时钟电路等构成,是整个系统核心

    STC89C52 microcontroller modules: microcontroller STC89C52 single-chip, reset circuit, clock circuit constitute the core of the whole system.

    youdao

  • 讨论了TMS320C 5402芯片时钟电路电源电路、复位电路等基本硬件电路设计方法给出了接线图

    The article discusses the design method of chip clock circuits, power circuits and complex Spaces circuit for the basic hardware of TMS320C5402 and gives the wiring plans.

    youdao

  • 发明既完成限幅功能,又不会影响 芯片内部后续解调稳压时钟复位电路正常工作

    The invention can implement amplitude-limiting function without affecting the posterior demodulation, voltage stabilization, and normal operation of the clock and the reset circuit.

    youdao

  • 论文的嵌入式硬件环境,包括CPU的外围时钟电路,复位电路,存储器单元,LCD模块,触摸屏键盘FLASHSDRAM网络接口部分

    The embedded system in this thesis include CPU , memory part , LCD part, touching screen, keyboard, FLASH, SDRAM and internet interface and so on.

    youdao

  • 文中论述了混合级综合、综合中的功能单元库等问题;提出分辨信号断言语句应该综合给出了综合分辨信号、断言语句的方法;还给出了高级综合中复位信号时钟信号的处理方法。

    The new viewpoints that assertion statement and resolved signal in VHDL should be synthesized are advanced, and the methods to synthesis assertion statement and resolved signal are presented.

    youdao

  • 文中论述了混合级综合、综合中的功能单元库等问题;提出分辨信号断言语句应该综合给出了综合分辨信号、断言语句的方法;还给出了高级综合中复位信号时钟信号的处理方法。

    The new viewpoints that assertion statement and resolved signal in VHDL should be synthesized are advanced, and the methods to synthesis assertion statement and resolved signal are presented.

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定